FreshPorts -- The Place For Ports If you buy from Amazon USA, please support us by using this link.
Follow us

Please give me your LTO-4 or better tape library and I'll put it to good use.
non port: head/cad/gplcver/distinfo

Number of commits found: 3

Sun, 20 Mar 2011
[ 12:54 miwi ] Original commit 
1.4 cad/admesh/distinfo
1.6 cad/adms/distinfo
1.4 cad/atlc/distinfo
1.3 cad/basicdsp/distinfo
1.20 cad/calculix/distinfo
1.10 cad/chipmunk/distinfo
1.5 cad/chipvault/distinfo
1.5 cad/cider/distinfo
1.7 cad/dinotrace/distinfo
1.6 cad/dxf2fig/distinfo

(Only the first 10 of 3505 ports in this commit are shown above. View all ports for this commit)
- Get Rid MD5 support
Sat, 21 Jul 2007
[ 01:20 ijliao ] Original commit 
1.6 cad/gplcver/Makefile
1.2 cad/gplcver/distinfo
upgrade to 2.12.a
pass maintainership to submitter

PR:             114768
Submitted by:   Thomas Abthorpe <>
Thu, 29 Dec 2005
[ 03:48 edwin ] Original commit 
1.80 cad/Makefile
1.1 cad/gplcver/Makefile
1.1 cad/gplcver/distinfo
1.1 cad/gplcver/pkg-descr
[NEW PORT] cad/gplcver: A Verilog HDL simulator

        GPL Cver is a full 1995 P1364 Verilog standard HDL simulator.
        It also implements some of the 2001 P1364 standard features
        including all three PLI interfaces (tf_, acc_ and vpi_) as
        defined in the 2001 Language Reference Manual (LRM).

        Verilog is the name for both a language for describing
        electronic hardware called a hardware description language
        (HDL) and the name of the program that simulates HDL circuit
        descriptions to verify that described circuits will function
        correctly when the are constructed. Verilog is used only
        for describing digital logic circuits. Other HDLs such as
        Spice are used for describing analog circuits. There is an
        IEEE standard named P1364 that standardizes the Verilog HDL
        and the behavior of Verilog simulators.  Verilog is officially
        defined in the IEEE P1364 Language Reference Manual (LRM)
        that can be purchased from IEEE. There are many good books
        for learning that teach the Verilog HDL and/or that teach
        digital circuit design using Verilog.


PR:             ports/80968
Submitted by:   Ying-Chieh Liao <>

Number of commits found: 3

User Login
Create account

Servers and bandwidth provided by
New York Internet, SuperNews, and RootBSD

This site
What is FreshPorts?
About the authors
How big is it?
The latest upgrade!

Enter Keywords:

Latest Vulnerabilities
avidemux*Sep 20
avidemux*Sep 20
ffmpeg*Sep 20
ffmpeg*Sep 20
ffmpeg0*Sep 20
gstreamer-ffmpeg*Sep 20
gstreamer1-libav*Sep 20
gstreamer1-libav*Sep 20
handbrake*Sep 20
handbrake*Sep 20
kodi*Sep 20
kodi*Sep 20
libav*Sep 20
libav*Sep 20
libzip*Sep 20

28 vulnerabilities affecting 92 ports have been reported in the past 14 days

* - modified, not new

All vulnerabilities

Deleted ports
Sanity Test Failures

NEW Graphs (Javascript)

Calculated hourly:
Port count 25320
Broken 187
Deprecated 64
Ignore 475
Forbidden 1
Restricted 206
Vulnerable 41
Expired 4
Set to expire 48
Interactive 0
new 24 hours 10
new 48 hours10
new 7 days23
new fortnight51
new month130

Servers and bandwidth provided by
New York Internet, SuperNews, and RootBSD
Valid HTML, CSS, and RSS.
Copyright © 2000-2014 Dan Langille. All rights reserved.