FreshPorts -- The Place For Ports If you buy from Amazon USA, please support us by using this link.
Follow us
Blog
Twitter

I am looking for an LTO tape library. Do you have one to spare?
found something from the cache
non port: head/cad/gplcver/pkg-descr
SVNWeb

Number of commits found: 2

Thu, 16 Jun 2011
[ 10:41 bapt ] Original commit 
1.10 cad/gplcver/Makefile
1.2 cad/gplcver/pkg-descr
Point to the new home
Make it fetchable again
Thu, 29 Dec 2005
[ 03:48 edwin ] Original commit 
1.80 cad/Makefile
1.1 cad/gplcver/Makefile
1.1 cad/gplcver/distinfo
1.1 cad/gplcver/pkg-descr
[NEW PORT] cad/gplcver: A Verilog HDL simulator

        GPL Cver is a full 1995 P1364 Verilog standard HDL simulator.
        It also implements some of the 2001 P1364 standard features
        including all three PLI interfaces (tf_, acc_ and vpi_) as
        defined in the 2001 Language Reference Manual (LRM).

        Verilog is the name for both a language for describing
        electronic hardware called a hardware description language
        (HDL) and the name of the program that simulates HDL circuit
        descriptions to verify that described circuits will function
        correctly when the are constructed. Verilog is used only
        for describing digital logic circuits. Other HDLs such as
        Spice are used for describing analog circuits. There is an
        IEEE standard named P1364 that standardizes the Verilog HDL
        and the behavior of Verilog simulators.  Verilog is officially
        defined in the IEEE P1364 Language Reference Manual (LRM)
        that can be purchased from IEEE. There are many good books
        for learning that teach the Verilog HDL and/or that teach
        digital circuit design using Verilog.

        WWW: http://www.pragmatic-c.com/gpl-cver/

PR:             ports/80968
Submitted by:   Ying-Chieh Liao <ijliao@csie.nctu.edu.tw>

Number of commits found: 2

Login
User Login
Create account

Servers and bandwidth provided by
New York Internet, SuperNews, and RootBSD

This site
What is FreshPorts?
About the authors
FAQ
How big is it?
The latest upgrade!
Privacy
Forums
Blog
Contact

Search
Enter Keywords:
 
more...

Latest Vulnerabilities
asterisk11Jan 29
asterisk13Jan 29
asterisk13Jan 29
linux_base-c6Jan 28
linux_base-f10Jan 28
bugzilla44Jan 26
py-django*Jan 24
py-django-devel*Jan 24
libresslJan 22
linux-c6-openssl*Jan 22
mingw32-openssl*Jan 22
openssl*Jan 22
chromiumJan 21
polarsslJan 19
polarssl13Jan 19

11 vulnerabilities affecting 19 ports have been reported in the past 14 days

* - modified, not new

All vulnerabilities


Ports
Home
Categories
Deleted ports
Sanity Test Failures
Newsfeeds

Statistics
Graphs
NEW Graphs (Javascript)
Traffic

Calculated hourly:
Port count 24505
Broken 94
Deprecated 34
Ignore 341
Forbidden 1
Restricted 207
No CDROM 93
Vulnerable 17
Expired 6
Set to expire 29
Interactive 0
new 24 hours 4
new 48 hours4
new 7 days24
new fortnight48
new month121

Servers and bandwidth provided by
New York Internet, SuperNews, and RootBSD
Valid HTML, CSS, and RSS.
Copyright © 2000-2014 Dan Langille. All rights reserved.