FreshPorts -- The Place For Ports If you buy from Amazon USA, please support us by using this link.
Follow us
Blog
Twitter

non port: head/cad/gplcver/pkg-descr
SVNWeb

Number of commits found: 2

Thu, 16 Jun 2011
[ 10:41 bapt ] Original commit 
1.10 cad/gplcver/Makefile
1.2 cad/gplcver/pkg-descr
Point to the new home
Make it fetchable again
Thu, 29 Dec 2005
[ 03:48 edwin ] Original commit 
1.80 cad/Makefile
1.1 cad/gplcver/Makefile
1.1 cad/gplcver/distinfo
1.1 cad/gplcver/pkg-descr
[NEW PORT] cad/gplcver: A Verilog HDL simulator

        GPL Cver is a full 1995 P1364 Verilog standard HDL simulator.
        It also implements some of the 2001 P1364 standard features
        including all three PLI interfaces (tf_, acc_ and vpi_) as
        defined in the 2001 Language Reference Manual (LRM).

        Verilog is the name for both a language for describing
        electronic hardware called a hardware description language
        (HDL) and the name of the program that simulates HDL circuit
        descriptions to verify that described circuits will function
        correctly when the are constructed. Verilog is used only
        for describing digital logic circuits. Other HDLs such as
        Spice are used for describing analog circuits. There is an
        IEEE standard named P1364 that standardizes the Verilog HDL
        and the behavior of Verilog simulators.  Verilog is officially
        defined in the IEEE P1364 Language Reference Manual (LRM)
        that can be purchased from IEEE. There are many good books
        for learning that teach the Verilog HDL and/or that teach
        digital circuit design using Verilog.

        WWW: http://www.pragmatic-c.com/gpl-cver/

PR:             ports/80968
Submitted by:   Ying-Chieh Liao <ijliao@csie.nctu.edu.tw>

Number of commits found: 2

Login
User Login
Create account

Servers and bandwidth provided by
New York Internet, SuperNews, and RootBSD

This site
What is FreshPorts?
About the authors
Issues
FAQ
How big is it?
The latest upgrade!
Privacy
Forums
Blog
Contact

Search
Enter Keywords:
 
more...

Latest Vulnerabilities
asterisk11Dec 09
asterisk13Dec 09
asterisk13Dec 09
apache24Dec 06
cryptoppDec 06
mod_http2-develDec 06
py-cryptography*Dec 06
qemu*Dec 06
qemu-devel*Dec 06
qemu-sbruno*Dec 06
chromiumDec 05
ImageMagickDec 04
ImageMagick-nox11Dec 04
ImageMagick7Dec 04
ImageMagick7Dec 04

35 vulnerabilities affecting 66 ports have been reported in the past 14 days

* - modified, not new

All vulnerabilities


Ports
Home
Categories
Deleted ports
Sanity Test Failures
Newsfeeds

Statistics
Graphs
NEW Graphs (Javascript)
Traffic

Calculated hourly:
Port count 26973
Broken 309
Deprecated 169
Ignore 573
Forbidden 1
Restricted 214
No CDROM 82
Vulnerable 61
Expired 7
Set to expire 148
Interactive 0
new 24 hours 6
new 48 hours15
new 7 days66
new fortnight126
new month298

Servers and bandwidth provided by
New York Internet, SuperNews, and RootBSD
Valid HTML, CSS, and RSS.
Copyright © 2000-2014 Dan Langille. All rights reserved.