FreshPorts -- The Place For Ports If you buy from Amazon USA, please support us by using this link.
Follow us

non port: head/cad/p5-Verilog-Perl/pkg-descr

Number of commits found: 3

Thu, 19 May 2016
[ 10:21 amdmi3 ] Original commit   Revision:415498
415498 accessibility/mousetweaks/pkg-descr
415498 accessibility/redshift/pkg-descr
415498 archivers/engrampa/pkg-descr
415498 archivers/file-roller/pkg-descr
415498 archivers/gnome-autoar/pkg-descr
415498 archivers/liblz4/pkg-descr
415498 archivers/lzop/pkg-descr
415498 archivers/minizip/pkg-descr
415498 archivers/p5-Archive-Extract/pkg-descr
415498 archivers/p5-Archive-Tar/pkg-descr

(Only the first 10 of 887 ports in this commit are shown above. View all ports for this commit)
- Fix trailing whitespace in pkg-descrs, categories [a-f]*

Approved by:	portmgr blanket
Fri, 27 Jun 2014
[ 18:59 garga ] Original commit   Revision:359597
359597 cad/p5-Verilog-Perl/Makefile
359597 cad/p5-Verilog-Perl/distinfo
359597 cad/p5-Verilog-Perl/files
359597 cad/p5-Verilog-Perl/files/patch-Makefile.PL
359597 cad/p5-Verilog-Perl/files/patch-Parser__Makefile.PL
359597 cad/p5-Verilog-Perl/files/patch-Preproc__Makefile.PL
359597 cad/p5-Verilog-Perl/pkg-descr
359597 cad/p5-Verilog-Perl/pkg-plist
- Update to 3.404
- Fix build, it needs gcc

PR:		191368
Submitted by: (maintainer)
Tue, 26 May 2009
[ 11:01 garga ] Original commit 
1.108 cad/Makefile
1.1 cad/p5-Verilog-Perl/Makefile
1.1 cad/p5-Verilog-Perl/distinfo
1.1 cad/p5-Verilog-Perl/pkg-descr
1.1 cad/p5-Verilog-Perl/pkg-plist
The Verilog-Perl library is a building point for Verilog support in the Perl
language. It includes:
* Verilog::Getopt which parses command line options similar to C++ and VCS.
* Verilog::Language which knows the language keywords and parses numbers.
* Verilog::Netlist which builds netlists out of Verilog files. This allows
  easy scripts to determine things such as the hierarchy of modules.
* Verilog::Parser invokes callbacks for language tokens.
* Verilog::Preproc preprocesses the language, and allows reading
  post-processed files right from Perl without temporary files.
* vpassert inserts PLIish warnings and assertions for any simulator.
* vppreproc preprocesses the complete Verilog 2001 and SystemVerilog language.
* vrename renames and cross-references Verilog symbols. Vrename creates Verilog
  cross references and makes it easy to rename signal and module names across
  multiple files. Vrename uses a simple and efficient three step process.
  First, you run vrename to create a list of signals in the design. You then
  edit this list, changing as many symbols as you wish. Vrename is then run a
  second time to apply the changes.


PR:             ports/134124
Submitted by:   Otacílio de Araújo Ramos Neto <otacilio.neto at>

Number of commits found: 3

User Login
Create account

Servers and bandwidth provided by
New York Internet, SuperNews, and RootBSD

This site
What is FreshPorts?
About the authors
How big is it?
The latest upgrade!

Enter Keywords:

Latest Vulnerabilities
linux-c6-flashplugin11Oct 24
linux-c7-flashplugin11Oct 24
linux-f10-flashplugin11Oct 24
firefox*Oct 21
firefoxOct 21
firefox-esr*Oct 21
libxul*Oct 21
linux-firefox*Oct 21
linux-seamonkey*Oct 21
linux-thunderbird*Oct 21
seamonkey*Oct 21
thunderbird*Oct 21
axis2Oct 18
file-roller*Oct 18
ImageMagick*Oct 18

19 vulnerabilities affecting 97 ports have been reported in the past 14 days

* - modified, not new

All vulnerabilities

Deleted ports
Sanity Test Failures

NEW Graphs (Javascript)

Calculated hourly:
Port count 26573
Broken 351
Deprecated 158
Ignore 608
Forbidden 0
Restricted 206
Vulnerable 56
Expired 16
Set to expire 142
Interactive 0
new 24 hours 2
new 48 hours6
new 7 days271
new fortnight344
new month444

Servers and bandwidth provided by
New York Internet, SuperNews, and RootBSD
Valid HTML, CSS, and RSS.
Copyright © 2000-2014 Dan Langille. All rights reserved.