FreshPorts -- The Place For Ports If you buy from Amazon USA, please support us by using this link.
Follow us
Blog
Twitter

I am looking for an LTO tape library. Do you have one to spare?
non port: head/cad/p5-Verilog-Perl/pkg-plist
SVNWeb

Number of commits found: 4

Fri, 23 Jul 2010
[ 14:33 sylvio ] Original commit 
1.10 cad/p5-Verilog-Perl/Makefile
1.7 cad/p5-Verilog-Perl/distinfo
1.4 cad/p5-Verilog-Perl/pkg-plist
- Update to 3.251

PR:             ports/148726
Submitted by:   Otacilio de Araujo Ramos Neto <otacilio.neto@ee.ufcg.edu.br>
(maintainer)
Wed, 4 Nov 2009
[ 15:43 miwi ] Original commit 
1.7 cad/p5-Verilog-Perl/Makefile
1.4 cad/p5-Verilog-Perl/distinfo
1.3 cad/p5-Verilog-Perl/pkg-plist
- Update to 3.221

PR:             140231
Submitted by:   Otacílio de Araújo Ramos Neto <otacilio.neto@ee.ufcg.edu.br>
(maintainer)
Wed, 15 Jul 2009
[ 00:42 pgollucci ] Original commit 
1.3 cad/p5-Verilog-Perl/Makefile
1.2 cad/p5-Verilog-Perl/distinfo
1.2 cad/p5-Verilog-Perl/pkg-plist
- Update to 2.11

PR:             ports/136485
Submitted by:   otacilio.neto@ee.ufcg.edu.br (maintainer)
Tue, 26 May 2009
[ 11:01 garga ] Original commit 
1.108 cad/Makefile
1.1 cad/p5-Verilog-Perl/Makefile
1.1 cad/p5-Verilog-Perl/distinfo
1.1 cad/p5-Verilog-Perl/pkg-descr
1.1 cad/p5-Verilog-Perl/pkg-plist
The Verilog-Perl library is a building point for Verilog support in the Perl
language. It includes:
* Verilog::Getopt which parses command line options similar to C++ and VCS.
* Verilog::Language which knows the language keywords and parses numbers.
* Verilog::Netlist which builds netlists out of Verilog files. This allows
  easy scripts to determine things such as the hierarchy of modules.
* Verilog::Parser invokes callbacks for language tokens.
* Verilog::Preproc preprocesses the language, and allows reading
  post-processed files right from Perl without temporary files.
* vpassert inserts PLIish warnings and assertions for any simulator.
* vppreproc preprocesses the complete Verilog 2001 and SystemVerilog language.
* vrename renames and cross-references Verilog symbols. Vrename creates Verilog
  cross references and makes it easy to rename signal and module names across
  multiple files. Vrename uses a simple and efficient three step process.
  First, you run vrename to create a list of signals in the design. You then
  edit this list, changing as many symbols as you wish. Vrename is then run a
  second time to apply the changes.

WWW:    http://www.veripool.org/wiki/verilog-perl

PR:             ports/134124
Submitted by:   Otacílio de Araújo Ramos Neto <otacilio.neto at
ee.ufcg.edu.br>

Number of commits found: 4

Login
User Login
Create account

Servers and bandwidth provided by
New York Internet, SuperNews, and RootBSD

This site
What is FreshPorts?
About the authors
FAQ
How big is it?
The latest upgrade!
Privacy
Forums
Blog
Contact

Search
Enter Keywords:
 
more...

Latest Vulnerabilities
kdelibs3Jul 31
kdelibs4Jul 31
torJul 30
torJul 30
tor-develJul 30
i2pJul 28
i2pJul 28
i2pJul 28
bugzilla44Jul 25
apache22Jul 24
apache22-event-mpmJul 24
apache22-itk-mpmJul 24
apache22-peruser-mpmJul 24
apache22-worker-mpmJul 24
firefoxJul 23

11 vulnerabilities affecting 36 ports have been reported in the past 14 days

* - modified, not new

All vulnerabilities


Ports
Home
Categories
Deleted ports
Sanity Test Failures
Newsfeeds


Statistics
Graphs
NEW Graphs (Javascript)
Traffic

Calculated hourly:
Port count 24402
Broken 182
Deprecated 806
Ignore 517
Forbidden 16
Restricted 263
No CDROM 101
Vulnerable 27
Expired 1
Set to expire 793
Interactive 13
new 24 hours 8
new 48 hours14
new 7 days29
new fortnight42
new month117

Servers and bandwidth provided by
New York Internet, SuperNews, and RootBSD
Valid HTML, CSS, and RSS.
Copyright © 2000-2014 Dan Langille. All rights reserved.