FreshPorts -- The Place For Ports If you buy from Amazon USA, please support us by using this link.
Follow us
Blog
Twitter

We also have a status page: https://freshports.wordpress.com/

non port: cad/gplcver/pkg-descr
SVNWeb

Number of commits found: 3

Fri, 20 Jan 2017
[ 20:33 sunpoet ] Original commit   Revision:431996
431996 archivers/xmill/pkg-descr
431996 astro/accrete/pkg-descr
431996 audio/blop/pkg-descr
431996 audio/clunk/pkg-descr
431996 audio/fdk-aac/pkg-descr
431996 audio/grip/pkg-descr
431996 audio/gvolwheel/pkg-descr
431996 audio/id3v2/pkg-descr
431996 audio/idjc/pkg-descr
431996 audio/kexis/pkg-descr

(Only the first 10 of 368 ports in this commit are shown above. View all ports for this commit)
Update WWW: SF redirects to https://sourceforge.net/projects/<PROJECT_NAME>/
Thu, 16 Jun 2011
[ 10:41 bapt ] Original commit 
1.10 cad/gplcver/Makefile
1.2 cad/gplcver/pkg-descr
Point to the new home
Make it fetchable again
Thu, 29 Dec 2005
[ 03:48 edwin ] Original commit 
1.80 cad/Makefile
1.1 cad/gplcver/Makefile
1.1 cad/gplcver/distinfo
1.1 cad/gplcver/pkg-descr
[NEW PORT] cad/gplcver: A Verilog HDL simulator

        GPL Cver is a full 1995 P1364 Verilog standard HDL simulator.
        It also implements some of the 2001 P1364 standard features
        including all three PLI interfaces (tf_, acc_ and vpi_) as
        defined in the 2001 Language Reference Manual (LRM).

        Verilog is the name for both a language for describing
        electronic hardware called a hardware description language
        (HDL) and the name of the program that simulates HDL circuit
        descriptions to verify that described circuits will function
        correctly when the are constructed. Verilog is used only
        for describing digital logic circuits. Other HDLs such as
        Spice are used for describing analog circuits. There is an
        IEEE standard named P1364 that standardizes the Verilog HDL
        and the behavior of Verilog simulators.  Verilog is officially
        defined in the IEEE P1364 Language Reference Manual (LRM)
        that can be purchased from IEEE. There are many good books
        for learning that teach the Verilog HDL and/or that teach
        digital circuit design using Verilog.

        WWW: http://www.pragmatic-c.com/gpl-cver/

PR:             ports/80968
Submitted by:   Ying-Chieh Liao <ijliao@csie.nctu.edu.tw>

Number of commits found: 3

Login
User Login
Create account

Servers and bandwidth provided by
New York Internet, SuperNews, and RootBSD

This site
What is FreshPorts?
About the authors
Issues
FAQ
How big is it?
The latest upgrade!
Privacy
Forums
Blog
Contact

Search
Enter Keywords:
 
more...

Latest Vulnerabilities
libXcursorDec 17
libXfont2Dec 17
libXfont2Dec 17
globalDec 16
jenkinsDec 15
jenkins-ltsDec 15
gitlabDec 14
nodeDec 14
node4Dec 14
node6Dec 14
node8Dec 14
torDec 14
asterisk13Dec 13
asterisk13*Dec 13
asterisk13*Dec 13

18 vulnerabilities affecting 90 ports have been reported in the past 14 days

* - modified, not new

All vulnerabilities

Last updated:
2017-12-17 18:50:28


Ports
Home
Categories
Deleted ports
Sanity Test Failures
Newsfeeds

Statistics
Graphs
NEW Graphs (Javascript)
Traffic

Calculated hourly:
Port count 32136
Broken 122
Deprecated 47
Ignore 358
Forbidden 0
Restricted 173
No CDROM 77
Vulnerable 41
Expired 10
Set to expire 39
Interactive 0
new 24 hours 9
new 48 hours10
new 7 days33
new fortnight107
new month42996

Servers and bandwidth provided by
New York Internet, SuperNews, and RootBSD
Valid HTML, CSS, and RSS.
Copyright © 2000-2017 Dan Langille. All rights reserved.