notbugAs an Amazon Associate I earn from qualifying purchases.
Want a good read? Try FreeBSD Mastery: Jails (IT Mastery Book 15)
All times are UTC
non port: devel/openocd/pkg-descr

Number of commits found: 4

Wed, 7 Sep 2022
[ 21:58 Stefan E├čer (se) search for other commits by this committer ]    commit hash:fb16dfecae4a6efac9f3a78e0b759fb7a3c53de4  commit hash:fb16dfecae4a6efac9f3a78e0b759fb7a3c53de4  commit hash:fb16dfecae4a6efac9f3a78e0b759fb7a3c53de4  fb16dfe  (Only the first 10 of 27964 ports in this commit are shown above. View all ports for this commit)
Remove WWW entries moved into port Makefiles

Commit b7f05445c00f has added WWW entries to port Makefiles based on
WWW: lines in pkg-descr files.

This commit removes the WWW: lines of moved-over URLs from these
pkg-descr files.

Approved by:		portmgr (tcberner)
Sun, 16 Sep 2012
[ 14:12 rakuco search for other commits by this committer ] Original commit   Revision:304349
Update to 0.6.0.

PR:		ports/171477
Submitted by:	Tomasz CEDRO <> (maintainer)
Mon, 5 Dec 2011
[ 17:11 scheidell search for other commits by this committer ] Original commit 
-update openocd from 0.4.0 -> 0.5.0
-committers notes:  patch modified to use userspace 'WITH_*' and not
-oslevel 'USE_*', requested by gabor

PR:             ports/161989
Submitted by:   maintainer
Reviewed by:    gabor
Approved by:    gabor(mentor)
Feature safe:   yes
Tue, 2 Jun 2009
[ 00:23 amdmi3 search for other commits by this committer ] Original commit 
The Open On-Chip Debugger (OpenOCD) aims to provide debugging, in-system
programming and boundary-scan testing for embedded target devices. OpenOCD uses
a "hardware interface dongle" to communicate with the JTAG (IEEE 1149.1)
compliant taps on your target board. OpenOCD currently supports many types
of hardware dongles: USB based, parallel port based, and other standalone boxes
that run OpenOCD internally. It allows ARM7 (ARM7TDMI and ARM720t),
ARM9 (ARM920T, ARM922T, ARM926EJ-S, ARM966E-S), XScale (PXA25x, IXP42x) and
Cortex-M3 (Luminary Stellaris LM3 and ST STM32) based cores to be debugged
via the GDB protocol. Flash writing is supported for external CFI compatible
NOR flashes (Intel and AMD/Spansion command set) and several internal flashes
(LPC2000, AT91SAM7, STR7x, STR9x, LM3, and STM32x). Preliminary support for
various NAND flash controllers (LPC3180, Orion, S3C24xx, more) controller is


PR:             135094
Submitted by:   CeDeROM <>

Number of commits found: 4