| non port: cad/iverilog/pkg-plist |
|
SVNWeb
|
Number of commits found: 14 |
|
Wed, 21 Oct 2020
|
[ 19:21 zeising ]  
cad/iverilog: Update to 11.0
Update cad/iverilog to 11.0. The first release in the 11 branch.
|
|
Sun, 4 Oct 2015
|
[ 12:17 zeising ]
Update to 10.0
Committed from: EuroBSDCon 2015
|
|
Mon, 20 Oct 2014
|
[ 07:19 bapt ] (Only the first 10 of 47 ports in this commit are shown above.  )
Cleanup plist
|
|
Tue, 10 Dec 2013
|
[ 16:08 zeising ]
Update to 0.9.7.
Stagify.
|
|
Tue, 9 Jun 2009
|
[ 12:58 stas ]
- Update to 0.9.1.
|
|
Fri, 23 Jan 2009
|
[ 22:04 stas ]
- Update to 0.8.7.
|
|
Tue, 3 Oct 2006
|
[ 13:34 stas ]
- Update to 0.8.2
- Fix compiling with gcc 4.1
- Change my email
Approved by: sem (mentor)
|
|
Fri, 5 Nov 2004
|
[ 13:16 arved ]
Update to 0.8
PR: 72949
Submitted by: Joachim Strombergson <watchman@ludd.ltu.se>
|
|
Wed, 17 Dec 2003
|
[ 16:02 linimon ]
Update to 20031202 snapshot. Summary of changes listed on
ftp://icarus.com/pub/eda/verilog/snapshots/verilog-20031202.txt:
Combination 64bit/32bit runtime support now works fully on AMD64
systems; wait on lists of named events now works; there is no
longer a common iverilog.conf, instead there are target specific
foo.conf files with a new and cleaner format; 64bit values are more
portably handled; several synthesis bugs related to the control inputs
of flip-flops have been fixed.
Committer is marking this BROKEN on 4.x while we investigate install
problems. It works on 5.x only for now.
PR: ports/60162
Submitted by: Joachim Strombergson <watchman@ludd.luth.se> (maintainer)
|
|
Mon, 27 Oct 2003
|
[ 10:02 linimon ]
Maintainer Update to latest snapshot. Changes: add AMD64 support
(experimental); time 0 race resolution; identation cleanup; manpage
update.
PR: ports/58320
|
|
Fri, 16 May 2003
|
[ 18:18 will ]
Fix this port and remove BROKEN.
|
|
Fri, 31 Jan 2003
|
[ 17:49 keichii ]
Update to iverilog 0.7
Submitted by: Joachim Str?mbergson <watchman@ludd.luth.se>
|
|
Thu, 19 Sep 2002
|
[ 03:04 kris ]
Add missing files
|
|
Tue, 13 Feb 2001
|
[ 11:02 ijliao ]
add iverilog, a Verilog simulation and synthesis tool
|
Number of commits found: 14 |
As an Amazon Associate I earn from qualifying purchases.