non port: devel/openocd/distinfo |
SVNWeb
|
Number of commits found: 11 |
Thu, 26 Aug 2021
|
[ 21:31 Steven Kreuzer (skreuzer) Author: Marcin Cieślak ] 3c4775a
devel/openocd: Update to version 0.11.0
PR: 256491
Changes: https://openocd.org/openocd-0-11-0-released.html
|
Sun, 12 Mar 2017
|
[ 01:16 skreuzer ]
Update to version 0.10.0
|
Fri, 29 Jan 2016
|
[ 22:18 skreuzer ]
Update to 0.9.0
Submitted by: kan@
Differential Revision: D3931
|
Mon, 5 Aug 2013
|
[ 18:32 skreuzer ]
Update to 0.7.0
PR: ports/180645
Submitted by: Sean Bruno <sbruno@FreeBSD.org>
|
Sun, 11 Nov 2012
|
[ 11:47 jhale ]
- Update to 0.6.1
- Trim Makefile header
PR: ports/172620
Submitted by: Tomasz CEDRO <cederom@tlen.pl> (maintainer)
Approved by: makc, avilla (mentors, implict)
Feature safe: yes
|
Sun, 16 Sep 2012
|
[ 14:12 rakuco ]
Update to 0.6.0.
PR: ports/171477
Submitted by: Tomasz CEDRO <cederom@tlen.pl> (maintainer)
|
Mon, 5 Dec 2011
|
[ 17:11 scheidell ]
-update openocd from 0.4.0 -> 0.5.0
-committers notes: patch modified to use userspace 'WITH_*' and not
-oslevel 'USE_*', requested by gabor
PR: ports/161989
Submitted by: maintainer
Reviewed by: gabor
Approved by: gabor(mentor)
Feature safe: yes
|
Sat, 5 Mar 2011
|
[ 15:55 dhn ]
- Chase libftdi update
- Bump PORTREVISION
- Remove MD5 checksum
|
Sat, 13 Mar 2010
|
[ 14:37 miwi ]
- Update to 0.4.0
PR: 144241
Submitted by: CeDeROM <tomek.cedro@gmail.com> (maintainer)
|
Tue, 18 Aug 2009
|
[ 22:33 amdmi3 ]
- Update to 0.2.0
PR: 137861
Submitted by: CeDeROM <tomek.cedro@gmail.com> (maintainer)
|
Tue, 2 Jun 2009
|
[ 00:23 amdmi3 ]
The Open On-Chip Debugger (OpenOCD) aims to provide debugging, in-system
programming and boundary-scan testing for embedded target devices. OpenOCD uses
a "hardware interface dongle" to communicate with the JTAG (IEEE 1149.1)
compliant taps on your target board. OpenOCD currently supports many types
of hardware dongles: USB based, parallel port based, and other standalone boxes
that run OpenOCD internally. It allows ARM7 (ARM7TDMI and ARM720t),
ARM9 (ARM920T, ARM922T, ARM926EJ-S, ARM966E-S), XScale (PXA25x, IXP42x) and
Cortex-M3 (Luminary Stellaris LM3 and ST STM32) based cores to be debugged
via the GDB protocol. Flash writing is supported for external CFI compatible
NOR flashes (Intel and AMD/Spansion command set) and several internal flashes
(LPC2000, AT91SAM7, STR7x, STR9x, LM3, and STM32x). Preliminary support for
various NAND flash controllers (LPC3180, Orion, S3C24xx, more) controller is
included.
WWW: http://openocd.berlios.de/
PR: 135094
Submitted by: CeDeROM <tomek.cedro@gmail.com>
|
Number of commits found: 11 |